




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H04L 25/02, G06F 13/40		A1	(11) International Publication Number: WO 98/19430
			(43) International Publication Date: 7 May 1998 (07.05.98)
(21) International Application Number: PCT/US97/17950		(81) Designated States: CA, CN, JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 6 October 1997 (06.10.97)			
(30) Priority Data: 08/739,372 29 October 1996 (29.10.96) US		Published <i>With international search report.</i>	
(71) Applicant: LINFINITY MICROELECTRONICS, INC. [US/US]; 11861 Western Avenue, Garden Grove, CA 92841 (US).			
(72) Inventors: WALLACE, Dean; 19110 Sycamor Glen Drive, Trabuco Canyon, CA 92679 (US). SHUFAN, Chan; 911 S. Camerford Lane, Anaheim Hills, CA 92808 (US).			
(74) Agents: KOVELMAN, Paul, H. et al.; Loeb & Loeb LLP, Suite 2200, 10100 Santa Monica Boulevard, Los Angeles, CA 90067 (US).			

(54) Title: TERMINATION OF HIGH SPEED DATA BUSES, USING IMPEDANCE EMULATION



(57) Abstract

The impedance of the bus lines varies with a number of devices coupled to the bus. The number of devices coupled to the bus lines is determined and a precision resistor is selected based upon the number of devices coupled to the bus matching the expected impedance of the bus. A voltage is generated across the precision resistor with a known current and that voltage is compared with the voltage generated across a controllable resistance such as a FET biased in the linear mode with a like current passing through the fed. A feedback network provides a control voltage to the control electrode of the FET to control the resistance of the FET so that the resistance of the FET equals the selected precision resistance. The same control voltage is coupled to the control electrode of other controllable resistances such as FETs operating in the linear region with each FET terminating a separate signal line. Hence, each FET has a resistance about equal to the resistance of each of the signal lines at the predetermined impedance.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Termination of high speed data buses, using impedance emulation

Background of the Invention

Area of the Invention

This invention relates to digital bus termination and more importantly relates to matched impedance termination.

5 Description of the Prior Art

As bus speeds such as those used in computers have increased in speed of operation, attention to RF analog design techniques in designing the buses have become of increasingly greater importance. While at bus speeds of 10 MHZ or below, such analog techniques may be ignored, at higher bus speeds, for example, impedance matching becomes a significant consideration. Tests have established that at bus 10 speeds beyond 10 MHZ, if significant impedance mismatching occurs, reflections on the bus may cause data or address errors on the bus with digital ones being detected as zeros or digital zeros being detected as ones.

To overcome these problems, a number of design changes have been made.

15 First, in dedicated high speed backplane buses where design parameters are well controlled, precision resistors may be used for proper termination. However, in conventional personal computers such as IBM PC compatibles and MAC compatibles, such designs are not readily practical.

One attempt at impedance matching, the original SCSI specification (now 20 called SCSI-1) specified a 132Ω resistor formed by two resistors, one coupled from the bus to Vcc and the other coupled from the bus to ground. However, practical considerations caused problems. For example, typical commercially available resistor are not accurate enough to provide an accurate 132Ω impedance. As a result, impedance mismatching occurred. In addition, such resistor terminators generally had 25 to be re-installed as a plug in module as each device was added to the SCSI bus. However, since often the person adding a SCSI device is not a skilled computer technician, but may be an ordinary consumer, problems arise due to improper installation of the terminators.

A still further problem with such terminators is that as more devices are added 30 to the bus, the impedance characteristics of the bus changed. This caused impedance

mismatching that could not be readily overcome by matching with fixed resistor terminators.

Therefore, to overcome some of these drawbacks, terminator standards were developed that had specified voltage and current characteristics. For example, the 5 SCSI-2 standard requires a specific voltage current profile. For voltages above 2.85 volts, the terminator is supposed to appear as a voltage source of 2.85 volts. For voltages below that level, the terminator is suppose to appear as a current source of 24 mA driving a 110Ω resistor. However, graphing the voltage current curve of that specification shows that the voltage current curve has a ninety degree angle, which at 10 best can only be approximated by a Boulay terminator or a transistor current source. Still further, the 110Ω resistor is also not easily produced precisely in circuitry leading to impedance mismatching. To attenuate reflections resulting from such 15 mismatching, however, the circuits are also commonly provided with over and under voltage clamps that limit the voltage excursions. This creates increased cost and complexity.

An additional drawback of terminators according to the SCSI standard is that they draw considerable excess current. In an addressing scheme with for example thirty two address lines, sixty four bits of data lines, plus various other chip enable and read and write enable lines, over 100 lines may need termination. Using the 20 SCSI-2 standard of 24 mA for over one hundred lines means that termination will require 2.4 amps of current. For five volt circuits this means that the termination will require ten watts. Ten watts of power, however, in a portable computer such as a notebook size computer will waste battery power and contribute to excessive heating of the unit.

25 A further problem with such terminators arises with the inclusion of terminators on computer buses where the number of devices might change. Examples include high speed computer buses such as used for system memory, PCI buses or video cards memory buses. For example, many PC's are sold today with either 8 MB or 16 MB of memory installed using 30 or 70 pin Single In-line Memory Modules (SIMM's). Those SIMM's provide for ready expandability of system or video 30 memory such as by installing additional SIMM's or replacing the original SIMM's with SIMM's containing more memory. Often users of those PC's find it necessary to

increase the amount of memory to 32 MB or more to run applications or run multiple applications efficiently based upon software upgrades or operating system upgrades. Still further, many video boards are sold with only half or less of the maximum memory of the board installed to hold down cost of the system. When the typical
5 consumer adds more SIMM's to the system or adds more memory to the memory card, the impedance of the address, data, chip enable and select lines change. Similar effects can be found with video cards where more memory is added to the video cards. It is difficult to properly terminate the bus as the bus impedances will vary with the number of components. Use of plug-in terminators such as for SCSI-1 have
10 drawbacks as consumers frequently install the terminators incorrectly.

Therefore, it is a first object of the invention to provide a precise impedance match for the characteristics of the bus irrespective of the number of devices connected to the bus. It is a second object of the invention to provide such impedance matching that may be readily used by the home consumer. It is a third object of the
15 invention to permit the impedance of the bus to vary with the number of device coupled to the bus. It is yet another object of this invention to provide such termination with minimal power consumption. It is still yet another object of this invention to provide such termination with readily producible circuits and minimizing expensive components such as precision resistors.

Summary of the Invention

These and other objects of the invention are accomplished by an improved terminator resistor requiring almost one precision resistor, two constant current sources, a high gain operational amplifier and a plurality of controllable resistances 5 comprised of a FET or bipolar transistor operating in the linear region. A first of the constant current sources is coupled to generate a voltage across the precision resistance. A second of the constant current sources, having an identical current as the first current source is coupled to generate a voltage across a FET or bipolar transistor operating in the linear range. The voltage across the precision resistance and the FET 10 are monitored with a high gain operational amplifier having low DC offsets and input currents. The output voltage of the operational amplifier is provided to the control electrodes of a plurality of the transistors having identical performance characteristics as the first transistor and preferably having a second of the electrodes of the transistors coupled to the same node as the second electrode of the first transistor to thereby 15 provide a plurality of resistances precisely matching the resistance of the precision resistance. Each of these transistor's resistances provides an accurate impedance match to the precision resistor.

In a preferred embodiment of the circuit, the precision resistor is varied to match the measured impedance of the bus lines as the number and types of devices 20 coupled to load the bus varies. The transistors terminating the bus lines also mirror the resistance of the precision resistor, thereby providing a controlled matching of the resistance for each line as the load on the bus changes. In alternative embodiments, automatic selection of the prevision resistance is provided.

Description of the Figures

FIGURE 1 is a diagram of first embodiment of the invention.

FIGURE 2 is a diagram of one version of a varying the precision resistor provided for matching purposes.

5 FIGURE 3 is a diagram of a second version of the varying precision resistor.

FIGURE 4 is a diagram of circuitry for automatically configuring the precision resistance.

Detailed Description of the Preferred Embodiments

FIGURE 1 is a simplified diagram of a first embodiment 10 of the invention.

10 A plurality of N controllable resistances, Q_1 through Q_N , which preferably are MOSFETs, are coupled to bus signal lines 1 through N, respectively, through the FET's drains D. Each of bus lines 1 through N are coupled also to one or more devices D1, D2, . . . DM, which may comprise any device that may be coupled to a bus such as memory (such as RAM, ROM, SIMM's, SIPPS, EPROM, SRAM,

15 DRAM, VRAM, GRAM, EDO RAM), a video controller integrated circuit or card, a DMA integrated circuit, a PCI to ISA bus interface integrated circuit, a hard disk drive, an optical or magneto-optical drive, a network adapter card, a digital camera, a video capture card, a PCMCIA interface controller, an optical scanner, a modem, or any other device, card, or circuit that may be coupled to the bus. The impedance of each of the bus lines will be approximately the same but will vary with the number of devices D1, D2, . . . DM attached to the bus. This nominal impedance of the lines for any of the possible number of devices attached to the bus can be determined by, for example, measuring the impedances.

20

20

Once the impedance of a bus line is determined, a precision impedance R_p matching the measured impedance for the number of devices actually attached to the bus is selected. The precision impedance may be a wire wrap or carbon film resistor or a laser trimmed integrated resistor. A current source I_1 , which is preferably temperature compensated, provides a reference current and is coupled to the precision impedance R_p , thereby generating a voltage V_{REF} across the resistor R_p . A FET Q_0 operating in the linear region is also provided with the source (S) of the FET Q_0 coupled to ground and the drain (D) coupled to a second preferably current source I_2 .

25

30

The current source I_2 preferably provides a current that is equal in magnitude to the current provided by the current source I_1 . Since a current I_2 is flowing through the transistor Q_0 operating in the linear region, the voltage V_{Q0} across the transistor Q_0 varies linearly with the current I_2 . Both of the voltages V_{REF} and V_{Q0} are provided 5 respectively to the noninverting and inverting inputs of a high gain operational amplifier 12 (preferably temperature compensated and with DC offset compensation) that generates an output feedback signal proportional to the difference between the two voltages. That output feedback signal is coupled to the control terminal (the gate G) of transistor Q_0 and controls the impedance so that the two voltages V_{REF} and V_{PO} 10 are equal. As a result, since the two references currents, I_1 and I_2 are equal and the voltages are kept equal by using negative feedback from amplifier 12, according to Ohm's law, the resistance of FET Q_0 must equal the resistance of the precision reference resistor R_p .

Thus, FET Q_0 acts as a variable resistance that tracks the resistance of R_p .
15 Further, each of FET's Q_1 through Q_N has a drain D coupled to a corresponding different ones of the bus lines 1 through N to terminate the bus lines. The sources (S) of FETs Q_1 through Q_N are coupled together to the same node (ground here) and the gates (G) are coupled together to the same node as the gate of transistor Q_0 and are also responsive to the output of the amplifier 12. Further, each of FETS Q_1 through 20 Q_N also has an impedance of substantially equal to the resistance of R_p since the gates and sources of transistor Q_1 through Q_N have the same gate to source voltage as transistor Q_0 and transistors Q_1 through Q_N are operating in the linear range. Since each of the bus lines is terminated with an impedance substantially equal to the 25 resistance of resistor R_p and resistor R_p is approximately equal to the impedance of each of the bus lines (based on the number of devices M secured to the bus), the bus lines are properly terminated with the appropriate impedance.

Optimally, each bus line may also be terminated with an over voltage clamp and/or an under voltage clamp (not shown). Also, by fabricating at least each of the current sources I_1 and I_2 with current on an integrated circuit mirrors and transistors Q_0 30 through Q_N with the same dimensions on the same integrated circuit, a high degree of impedance matching can be attained.

FIGURE 2 discloses a functional representation of a first mechanism for

selecting the value of the precision resistance R_p so that only one precision resistance is needed. The nominal impedance for each of the bus lines for the various different number of devices permitted to be coupled to the bus is predetermined such as by measurements. Then a precision multitap resistor 20 is provided as a substitute for
5 resistance R_p as shown in Figure 2 with the resistance being set by selecting the switch 22 to positions appropriate to the number of devices coupled to the bus is provided. By selecting the appropriate switch position, the appropriate precision resistance is provided as shown in Figure 2. Of course, in preferred embodiments switch 22 is a DIP toggle switch arranged to provide with appropriate logic on the PC
10 board to provide the functionality of a rotary switch.

Such a technique will work with switching to select the impedance because in general, the impedance of bus on lines decrease as more devices are coupled to the bus. Thus one can readily fabricate a precision multitap resistor from series resistors.

As a further alternative 30, shown in FIGURE 3, instead of providing a switch
15 with a multitap resistor, the switching function can be attained by providing slots using circuitry 34 including contacts on the connector slot that couple a separate pull up resistance R_{PU} to ground when a device is coupled to the bus line is in use. The connector for each slot has a pair of contacts, $C_1, C_2, \dots C_M$ (where in the case shown
20 $M=6$), one of which is coupled to the separate pull up resistor R_{PU} , the other of which is coupled to the ground. When the mating connector for connecting a device to the bus is coupled to the bus at the connector, the mating connector not only couples the device to the bus but also couples the two contacts for that connector together. Using simple hardware or software decode logic 32 that provides both the functionality of switch 22 and the determination of the number of devices coupled to the bus based on
25 the number of high and low signals, one of the switches S_2 through S_M will be conducting to provide the appropriate resistance R_p unless only one slot is used in which case none of the switches conduct.

Each of the resistors R_1 through R_{PM} are precision resistors selected so that when only one of slots 1-M is used, $R_1+R_2+\dots R_M$ is equal to the bus line impedance
30 for one device on the bus, when two slots are filled, $R_2+R_3+\dots R_M$ equals the line impedance when two of slots C_1 through C_M are used. Similarly, for three of slots 1 through M being used, the resistance of $R_3+R_4+\dots R_M$ must equal the impedance for

three devices to be coupled to the bus, and so on.

Preferably all of the decode logic 32 switches S_2 through S_M and the resistors R_1 through R_{PM} are fabricated on an integrated circuit along with FETs Q_0 through Q_N , amplifier 12 and current sources 11 and 12. Current sources I_1 and I_2 should be
5 temperature compensated for the temperature coefficient to resistances R_1 through R_{PM} being formed in silicon. In addition, resistances R_1 through R_{PM} can be made precision resistances by either laser trimming or by using fuses that are blown during wafer probe.

As a still further alternative, the partial circuit 40 of Figure 4 may be used in
10 lieu of the resistor R_P in Figure 1. Current I passes through transistor Q_P which is preferably identical to transistor Q_0 . Amplifier 112 controls the conductivity of transistor Q_P so that the voltage across transistor Q_P is equal to V_{REF} . Of course, by controlling V_{REF} , the impedance of transistor Q_P can be controlled as is apparent from Ohms law. To control the voltage V_{REF} , the circuit 30 of Figure 3 can be used in a
15 bandgap generator to alter the voltage supplied at V_{REF} . In addition, rather than use transistor Q_P , a current source I , and amplifier 42, V_{REF} can be coupled directly to the noninverting input of amplifier 12.

While specific embodiments of the circuit have been disclosed, it will be
20 apparent to those of skill in the field that other alternative designs are readily apparent. It will also be readily apparent to those of ordinary skill in the field, that the means for generating the reference precision resistance will be almost infinite. Still further, the logic circuits can be provided by a microcontroller. Therefore, the scope of the invention should be measured by the claims.

We Claim:

1. A terminator for a computer bus having a plurality of bus lines, each of the bus lines having an impedance that varies with at least the number of devices coupled to the bus, the approximate impedance for each line being known for each possible number of devices coupled to the load, the terminator comprising:
 - 5 one of either a first sensing current source or a current sink having a predetermined current;
 - one of either a second sensing current source or sink having a second current in a predetermined ratio with the predetermined current, the second current flowing between the first and second nodes of the second adjustable resistance to the common node to produce a second sensed voltage across the second adjustable resistance;
 - 10 a first adjustable resistance coupled between a common node and the one of current source and the current sink to produce a first sensed voltage across the precision adjustable resistance, the resistance of the first adjustable resistance being adjustable precisely to any of the approximate impedances;
 - 15 a control to alter the resistance of the first precision resistance based on the number of devices coupled to the bus;
 - a second adjustable resistance having a first and second nodes and a control node, the resistance of the second resistance being adjustable at least in part by the voltage between the control node and one of the first and second nodes;
 - 20 one of either a second sensing current source or sink having a second current in a predetermined ratio with the predetermined current, the second current flowing between the first and second nodes of the second adjustable resistance to the common node to produce a second sensed voltage across the second adjustable resistance;
 - 25 a circuit responsive to the first and second sensed voltages, to generate a control signal for the control node of the second adjustable resistance such that the first second resistances are substantially equal; and
 - 30 a plurality of additional adjustable resistances having a first and second nodes and a control node, the resistance of the second resistance being adjustable at least in part by the voltage between the control node and one of the first and second nodes, one of the first and the second node of each additional resistance being coupled to the common node and the control node of the additional resistances being coupled to the generated signal so that the

resistance of the plurality of additional resistances mirrors the resistance of the second resistance.

2. The terminator of claim 1, wherein the other of the first and second node of each of the plurality of additional resistances is coupled to a different bus line.

3. The terminator of claim 1, wherein the first resistance comprises a plurality of resistors coupled as a network coupled by a plurality of switches having opened and closed states, the resistance of each of the plurality of additional resistances being determined by which of the switches is 5 opened or closed.

4. The terminator of claim 1, wherein the terminator further includes first circuitry indicating the number of devices coupled to the bus and second circuitry responsive to the indication of the number of devices coupled to the bus controlling the resistance of the first resistance to have a 5 predetermined ratio with the approximate resistance.

5. The terminator of claim 4, wherein the first resistance comprises a plurality of resistors coupled as a network by a plurality of switches having opened and closed states, the resistance of each of the plurality of additional resistances being determined by which of the switches is 5 opened or closed, the operation of the switches being determined by the second circuitry.

6. A circuit for terminating a plurality of bus lines, the resistance of the bus lines varying at least in part with the number of devices coupled to the bus, the resistances with each of the number of lines being known, the circuit comprising:

5 circuitry establishing a first resistance based upon the number of devices coupled to the bus line;

a controllable second resistance having a control terminal altering the resistance of the controllable resistance;

10 a pair of parameter generators generating either a voltage across each of the resistances or a current through each of the resistances; and

a feedback network responsive to either the voltage across each of the resistances or the current through each of the resistances to set the resistance of the controllable resistance to be a predetermined ratio of the established first resistance through the controllable terminal.

7. The circuit of claim 6, wherein the circuit includes a plurality of additional controllable resistances, each additional controllable resistance having a control terminal coupled to the control node of the first controllable resistance such that the resistance of each of the additional resistances is substantially equal to the resistance of the first controllable resistance, each of the additional controllable resistances terminating a different one of the lines of the bus.

5

8. The circuitry of claim 7, wherein the feedback network consists of a high gain differential amplifier.

9. The circuitry of claim 8, wherein each of controllable resistances is a transistor operating in the linear range.

10. A method for terminating a plurality of bus signal lines, with the impedance of the bus signal lines varying with how many devices are coupled to the bus, the impedance of the bus lines being predetermined for each of the possible number of devices that are possible, the method comprising:

5 determining the number of devices are coupled to the bus;

terminating a plurality of the bus lines with a controllable resistance having an impedance, the impedance of each controllable resistance being established at least in part through a control terminal; and

10

generating a control signal on each of the control terminals so that each terminated bus line is terminated with an impedance approximately equal to the predetermined impedance for the number of devices that have been determined.

11. The method of claim 10, wherein the method of generating the control signal comprises:

causing a voltage to be generated across an alterable resistor, the voltage being generated by a predetermined current;

5

causing a voltage to be generated across another controllable resistance having a control terminal establishing the resistance based upon a signal on the control terminal, the signal on the control terminal being the same as the signal on the control terminals of the other controllable resistors;

10

comparing the voltage across the alterable resistor and the another controllable resistor; and

based upon the comparison of the control signals generating a control voltage.

12. The method of claim 11, wherein the comparing is done with a high gain operational amplifier that produces the control signal.

13. The method of claim 10, wherein the method of generating the control signal comprises:

setting a resistance based upon the determination;

generating a voltage across the alterable resistor with a known current;

5

generating a voltage across one of the controllable resistances with a known current; and

generating the control signal with a high gain operational amplifier.

14. A process of making a terminated bus, the bus comprising a plurality of bus lines, each bus line having approximately the same impedance as the impedance of the other bus lines, the impedance of the bus lines varying

with the number of devices coupled to the bus, the method comprising:

5

determining the number of devices coupled to the bus;

generating a control signal based upon the number of devices coupled to the bus; and

10

terminating each of said bus lines having an impedance approximately equal to the impedance of the other bus lines with a separate controllable impedance; and

providing the control signal to control each of the controllable impedances to be approximately equal to the impedance of each of the bus lines based upon the number of devices coupled to the bus.

15. The process of claim 14, wherein the method of generating the control signal comprises:

5

setting a first settable impedance to be approximately equal to the impedance of the bus lines based upon the number of the devices coupled to the bus; and

generating a voltage across the settable impedance.

16. The process of claim 15, wherein the method of generating the control signal further comprises:

5

providing a second settable impedance;

generating a voltage across the second settable impedance;

controlling the second settable impedance so that the voltage across the second settable impedance is at a predefined ratio of the voltage across the second settable impedance.

17. The process of claim 16, wherein the generating the voltage across each of the settable impedances is by passing currents of equal magnitude through each of the settable resistances.

18. A process of making a terminated computer bus including a plurality of separate bus signal lines, each of the bus signal lines having approximately the same impedance as the other of the plurality of bus signal lines, the bus adapted to having a variable number N of devices attached to the bus and the approximately the same impedance varying with the number of the devices coupled to the bus, the process comprising:

5


attaching the Nth device to the bus;

terminating each of the bus signal lines with a different controllable impedance; and

10

controlling the impedance of each of the different controllable impedances based upon the number N to match the impedance.

1/4



SUBSTITUTE SHEET (RULE 26)

2/4




FIG. 2

3/4




FIG. 3

SUBSTITUTE SHEET (RULE 26)

4/4




FIG. 4

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 97/17950

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H04L25/02 G06F13/40

According to International Patent Classification(IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H04L G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 95 29532 A (UNITRODE) 2 November 1995 see abstract; figures 1,3,4 see page 2, line 3 - line 33 see page 6, line 30 - page 7, line 6 ---	1-17
A	US 5 510 727 A (CULMER, VITURIC) 23 April 1996 see figures 2,3 see column 1, line 12 - line 26 see column 2, line 21 - line 44 ---	1-17
A	US 5 239 658 A (YAMAMURO, WATANABE) 24 August 1993 see abstract; figure 1 see column 1, line 29 - line 30 see column 1, line 40 - line 52 see column 2, line 6 - line 10 ---	1-17

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

1

Date of the actual completion of the international search

Date of mailing of the international search report

11 February 1998

17/02/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer

Scriven, P

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 97/17950

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	SCHERER: "SCSI active termination" ELEKTOR ELECTRONICS, vol. 19, no. 213, July 1993, page 63 XP000378350 see the whole document ---	1-17
A	URBAN, THORNTON, O'HALLORAN: "Choosing proper terminators for the SCSI-bus system environment" ELECTRONIC DESIGN., vol. 41, no. 18, 18 March 1993, HASBROUCK HEIGHTS, US, pages 87-97, XP000368036 see figure 3 ---	1-17
A,P	US 5 585 741 A (JORDAN) 17 December 1996 see abstract; figures 1,3,4,8 see column 1, line 46 - column 2, line 10 see column 2, line 22 - line 26 see column 2, line 45 - line 51 see column 6, line 26 - line 35 -----	1-17

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 97/17950

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9529532 A	02-11-95	CA 2188128 A EP 0756783 A US 5585741 A	02-11-95 05-02-97 17-12-96
US 5510727 A	23-04-96	NONE	
US 5239658 A	24-08-93	JP 3116213 A	17-05-91
US 5585741 A	17-12-96	CA 2188128 A EP 0756783 A WO 9529532 A	02-11-95 05-02-97 02-11-95

THIS PAGE BLANK (USPTO)